

REMARKS

Reconsideration of this application is respectfully requested in view of the foregoing amendment and the following remarks.

Claims 1 and 4-8 are currently pending. By this Amendment, Claims 1 and 4-7 have been amended, Claims 2-3 have been canceled, without prejudice, and Claim 8 has been newly added. The newly added Claim 8 is an independent claim that combines at least the features of original Claims 1 and 7. Therefore, no new matter has been introduced. After the entry of these amendments, Claims 1 and 4-8 will be currently pending, of which Claims 1 and 8 are independent claims.

In the Office Action mailed May 11, 2007, the Examiner objected to Figures 5-8 for failing to be designated by a legend such as -- Prior art -- according to MPEP §608.02(g), and objected to the Title as being not descriptive. Further, the Examiner rejected Claims 1-7 under 35 U.S.C. § 112, first paragraph, as failing to comply with the enablement requirement, rejected Claims 1-3, 5, and 6 are rejected under 35 U.S.C. 102(e) as being anticipated U.S. Patent No. 7,002,542 to Lee ("Lee"), rejected Claim 2 under 35 U.S.C. §103(a) as being unpatentable over Lee, and rejected Claim 4 under 35 U.S.C. §103(a) as being unpatentable over Lee in view of U.S. Patent No. 5,748,165 to Kubota ("Kubota".) The Examiner, however, asserted that Claim 7 was objected to as being dependent upon a rejected base claim, but would be allowable if rewritten in independent form including all of the limitations of the base claim and any intervening claims.

To overcome the objections of the drawings and the Title of the invention, Applicants have amended Figures 5-8 by designating these figures with -- Prior Art -- and amended the Title to be -- A GATE DRIVER FOR AN ACTIVE MATRIX LIQUID

CRYSTAL DISPLAY DEVICE,-- as suggested by the Examiner. Applicants respectfully submit that after these amendments, the objections of the drawings and the Title are now in moot.

Claim 1, as amended, includes a selection voltage feed circuit that has a first power source for feeding a predetermined selection voltage, a diode, and a switch, wherein the switch is provided between the first power source and the output point of the selection voltage feed circuit, and the diode has an anode thereof connected to the second power source and having a cathode thereof connected between the output point of the selection voltage feed circuit and the switch, and wherein the switch being kept on from a start of the selection period for a time span shorter than the selection period.

According to amended Claim 1, the presence of the diode ensures that, even when the connection state of the switch is switched (when it is switched between on and off), one of the voltages from the first and second power sources is applied to the output point of the selection voltage feed circuit. This prevents surge voltages, and also prevents a situation in which no high-level gate voltage at all (neither of the voltages from the first and second power sources) is applied to the output point of the selection voltage feed circuit.

Applicants respectfully submit that Lee fails to teach or suggest at least the features that the diode has the anode thereof connected to the second power source and has the cathode thereof connected between the output point of the selection voltage feed circuit and the switch, and the switch is kept on from the start of the selection period for a time span shorter than the selection period, as recited in amended Claim 1. Lee also fails to teach or suggest that as the switch, a plurality of switches are provided one for each gate line, in parallel with one another, and, during a time span

that falls within the selection period and during which the voltage from the first power source is not fed to the output point of the selection voltage feed circuit, the voltage from the second power source is fed to the output point of the selection voltage feed circuit, as recited in newly added Claim 8. Indeed, Claim 8 incorporates the features of original Claim 1 and original Claim 7 that is considered allowable by the Examiner. Accordingly, Claim 8 is now in condition for allowance.

Lee describes, in Fig. 12, a circuit in which a switch 60 is controlled to shift the level of the voltage applied to a conductor SVL between two high-level gate voltages VDD1 and VDD2. Such circuit, however, has drawbacks such as a surge voltage appearing on the conductor SVL when the connection state of the switch 60 is switched. These drawbacks have been discussed in the "Background art" section of the specification of the present application. In addition, in the circuit illustrated in Fig. 12 of Lee, once the switch 60 fails, any high-level gate voltage is no longer applied to the conductor SVL.

Further, according to the circuit illustrated in Fig. 14 of Lee, by switching between a state in which Q1 is on and Q2 is off and a state in which Q1 is off and Q2 is on, the level of the voltage applied to a conductor SVL can be shifted between high-level gate voltages VDD1 and VDD2. To control such switching in an ideal fashion, however, it is necessary to accurately adjust the characteristics of the switching devices Q1 and Q2 (for example, the threshold levels of their base voltages for switching between on and off). If this adjustment is insufficient, when the switching devices Q1 and Q2 switch between on and off, a voltage that is neither VDD1 nor VDD2 may momentarily applied to the conductor SVL. Accordingly, the circuit of Fig. 14 requires strict requirements on the performance of the individual devices Q1 and Q2.

Accordingly, it is respectfully submitted that amended Claim 1 is not anticipated by Lee and is patentable over Lee for the reasons stated above. Similarly, Claims 2, 5, and 6 are also patentable over Lee at least due to their dependency from patentable amended independent Claim 1.

As to the rejection of Claims 2 and 4 under 35 U.S.C. §103(a), Applicants respectfully submit that Kutoba fails to cure the deficiency of Lee and at least due to their dependency from patentable amended independent Claim 1, Claims 2 and 4 should be also patentable.


CONCLUSION

In view of the foregoing, reconsideration of the application, withdrawal of the outstanding rejections, allowance of claims 1 and 4-8, and the prompt issuance of a Notice of Allowance are respectfully requested.

Should the Examiner believe that anything further is necessary in order to place this application in better condition for allowance, the Examiner is requested to contact the undersigned at the telephone number listed below.

In the event that additional extensions of time are necessary to prevent abandonment of this application, then such extensions of time are hereby petitioned under 37 C.F.R. § 1.136(a), and any fees required therefore are hereby authorized to be charged to our Deposit Account No. 01-2300 referencing docket number 103213-00103.

Respectfully submitted,



Wan-Ching Y. Montfort
Registration Number 56,127

ARENT FOX LLP
1050 Connecticut Avenue, N.W.,
Suite 400
Washington, D.C. 20036-5339
Tel: (202) 857-6000
Fax: (202) 638-4810